Sciweavers

398 search results - page 41 / 80
» Hardware Reuse at the Behavioral Level
Sort
View
CODES
2005
IEEE
14 years 2 months ago
Conflict analysis in multiprocess synthesis for optimized system integration
This paper presents a novel approach for multiprocess synthesis supporting well-tailored module integration at system level. The goal is to extend the local scope of existing arch...
Oliver Bringmann, Wolfgang Rosenstiel, Axel Sieben...
COMPUTER
1998
119views more  COMPUTER 1998»
13 years 8 months ago
Virtual Memory: Issues of Implementation
ion layer3,4 hides hardware particulars from the higher levels of software but can also compromise performance and compatibility; the higher levels of software often make unwitting...
Bruce L. Jacob, Trevor N. Mudge
ANSS
2004
IEEE
14 years 7 days ago
Cache Simulation Based on Runtime Instrumentation for OpenMP Applications
To enable optimizations in memory access behavior of high performance applications, cache monitoring is a crucial process. Simulation of cache hardware is needed in order to allow...
Jie Tao, Josef Weidendorfer
ICCAD
1995
IEEE
144views Hardware» more  ICCAD 1995»
14 years 1 days ago
Background memory management for dynamic data structure intensive processing systems
Abstract -- Telecommunication network management applications often require application-specific ICs that use large dynamically allocated stored data structures. Currently availab...
Gjalt G. de Jong, Bill Lin, Carl Verdonck, Sven Wu...
INFOCOM
2003
IEEE
14 years 1 months ago
The Impact of Multihop Wireless Channel on TCP Throughput and Loss
— This paper studies TCP performance over multihop wireless networks that use the IEEE 802.11 protocol as the access method. Our analysis and simulations show that, given a speci...
Zhenghua Fu, Petros Zerfos, Haiyun Luo, Songwu Lu,...