Sciweavers

214 search results - page 20 / 43
» Hardware Software Process Migration and RTL Simulation
Sort
View
LCTRTS
2004
Springer
14 years 1 months ago
Spinach: a liberty-based simulator for programmable network interface architectures
This paper presents Spinach, a new simulator toolset specifically designed to target programmable network interface architectures. Spinach models both system components that are ...
Paul Willmann, Michael Brogioli, Vijay S. Pai
SIGMETRICS
2010
ACM
181views Hardware» more  SIGMETRICS 2010»
13 years 8 months ago
A unified modeling framework for distributed resource allocation of general fork and join processing networks
This paper addresses the problem of distributed resource allocation in general fork and join processing networks. The problem is motivated by the complicated processing requiremen...
Haiquan (Chuck) Zhao, Cathy H. Xia, Zhen Liu, Dona...
ISCAS
2007
IEEE
114views Hardware» more  ISCAS 2007»
14 years 2 months ago
On the Suitability of Discrete-Time Receivers for Software-Defined Radio
—CMOS radio receiver architectures, based on radio frequency (RF) sampling followed by discrete-time (D-T) signal processing via switched-capacitor circuits, have recently been p...
Zhiyu Ru, Eric A. M. Klumperink, Bram Nauta
ICA3PP
2010
Springer
14 years 24 days ago
Accelerating Euler Equations Numerical Solver on Graphics Processing Units
Abstract. Finite volume numerical methods have been widely studied, implemented and parallelized on multiprocessor systems or on clusters. Modern graphics processing units (GPU) pr...
Pierre Kestener, Frédéric Chât...
CODES
2003
IEEE
14 years 1 months ago
Deriving process networks from weakly dynamic applications in system-level design
We present an approach to the automatic derivation of executable Process Network specifications from Weakly Dynamic Applications. We introduce the notions of Dynamic Single Assig...
Todor Stefanov, Ed F. Deprettere