Sciweavers

974 search results - page 180 / 195
» Hardware Synthesis from Term Rewriting Systems
Sort
View
IEEEPACT
2008
IEEE
14 years 4 months ago
Characterizing and modeling the behavior of context switch misses
One of the essential features in modern computer systems is context switching, which allows multiple threads of execution to time-share a limited number of processors. While very ...
Fang Liu, Fei Guo, Yan Solihin, Seongbeom Kim, Abd...
CODES
2007
IEEE
14 years 4 months ago
Compile-time decided instruction cache locking using worst-case execution paths
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
Heiko Falk, Sascha Plazar, Henrik Theiling
CODES
2009
IEEE
14 years 2 months ago
Native MPSoC co-simulation environment for software performance estimation
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
Patrice Gerin, Mian Muhammad Hamayun, Fréd&...
SIGUCCS
2009
ACM
14 years 2 months ago
Frontline support at Princeton University: a centralized and decentralized approach
Frontline support and maintenance for desktop hardware and software systems at Princeton University has been uniquely structured, allowing the benefits of centralization and the f...
Maureen A. Novozinsky, Evelyne S. Roach, Leila M. ...
ICCAD
2003
IEEE
148views Hardware» more  ICCAD 2003»
14 years 6 months ago
The Compositional Far Side of Image Computation
Symbolic image computation is the most fundamental computation in BDD-based sequential system optimization and formal verification. In this paper, we explore the use of over-appr...
Chao Wang, Gary D. Hachtel, Fabio Somenzi