Sciweavers

974 search results - page 61 / 195
» Hardware Synthesis from Term Rewriting Systems
Sort
View
SBACPAD
2007
IEEE
143views Hardware» more  SBACPAD 2007»
14 years 3 months ago
A Code Compression Method to Cope with Security Hardware Overheads
Code Compression has been used to alleviate the memory requirements as well as to improve performance and/or minimize energy consumption. On the other hand, implementing security ...
Eduardo Wanderley Netto, Romain Vaslin, Guy Gognia...
ASPDAC
2009
ACM
111views Hardware» more  ASPDAC 2009»
14 years 3 months ago
A UML-based approach for heterogeneous IP integration
- With increasing availability of predefined IP (Intellectual Properties) blocks and inexpensive microprocessors, embedded system designers are faced with more design choices than ...
Zhenxin Sun, Weng-Fai Wong
CCS
2008
ACM
13 years 11 months ago
Ether: malware analysis via hardware virtualization extensions
Malware has become the centerpiece of most security threats on the Internet. Malware analysis is an essential technology that extracts the runtime behavior of malware, and supplie...
Artem Dinaburg, Paul Royal, Monirul I. Sharif, Wen...
CAV
2008
Springer
80views Hardware» more  CAV 2008»
13 years 11 months ago
Ranking Automata and Games for Prioritized Requirements
Requirements of reactive systems are usually specified by classifying system executions as desirable and undesirable. To specify prioritized requirements, we propose to associate a...
Rajeev Alur, Aditya Kanade, Gera Weiss
ASPDAC
1995
ACM
103views Hardware» more  ASPDAC 1995»
14 years 14 days ago
A scheduling algorithm for multiport memory minimization in datapath synthesis
- In this paper, we present a new scheduling algorithms that generates area-efficient register transfer level datapaths with multiport memories. The proposed scheduling algorithm a...
Hae-Dong Lee, Sun-Young Hwang