Sciweavers

951 search results - page 145 / 191
» Hardware design experiences in ZebraNet
Sort
View
ICCAD
2004
IEEE
138views Hardware» more  ICCAD 2004»
14 years 8 months ago
A thermal-driven floorplanning algorithm for 3D ICs
As the technology progresses, interconnect delays have become bottlenecks of chip performance. Three dimensional (3D) integrated circuits are proposed as one way to address this p...
Jason Cong, Jie Wei, Yan Zhang
ICCAD
2004
IEEE
180views Hardware» more  ICCAD 2004»
14 years 8 months ago
Physical placement driven by sequential timing analysis
Traditional timing-driven placement considers only combinational delays and does not take into account the potential of subsequent sequential optimization steps. As a result, the ...
Aaron P. Hurst, Philip Chong, Andreas Kuehlmann
ICCAD
2003
IEEE
134views Hardware» more  ICCAD 2003»
14 years 8 months ago
Multi-Domain Clock Skew Scheduling
The application of general clock skew scheduling is practically limited due to the difficulties in implementing a wide spectrum of dedicated clock delays in a reliable manner. Th...
Kaushik Ravindran, Andreas Kuehlmann, Ellen Sentov...
TEI
2010
ACM
126views Hardware» more  TEI 2010»
14 years 6 months ago
Light bodies: exploring interactions with responsive lights
“Light bodies” are mobile and portable, hand-held lights that respond to audio and vibration input. The motivation to build these devices is grounded in a historical reinterpr...
Susanne Seitinger, Daniel M. Taub, Alex S. Taylor
ISPD
2009
ACM
79views Hardware» more  ISPD 2009»
14 years 6 months ago
A routing approach to reduce glitches in low power FPGAs
Glitches (spurious transitions) are common in electronic circuits. In this paper we present a novel approach to reduce dynamic power in FPGAs by reducing glitches during the routi...
Quang Dinh, Deming Chen, Martin D. F. Wong