Sciweavers

951 search results - page 17 / 191
» Hardware design experiences in ZebraNet
Sort
View
VIS
2005
IEEE
128views Visualization» more  VIS 2005»
14 years 8 months ago
Hardware-Accelerated Simulated Radiography
We present the application of hardware accelerated volume rendering algorithms to the simulation of radiographs as an aid to scientists designing experiments, validating simulatio...
Cláudio T. Silva, Daniel E. Laney, Nelson L...
VTS
2002
IEEE
128views Hardware» more  VTS 2002»
14 years 15 days ago
Power Supply Transient Signal Analysis Under Real Process and Test Hardware Models
A device testing method called Transient Signal Analysis (TSA) is subjected to elements of a real process and testing environment in this paper. Simulations experiments are design...
Abhishek Singh, Jim Plusquellic, Anne E. Gattiker
FDL
2005
IEEE
14 years 1 months ago
Hardware Synthesis of Parallel Machines from SystemC
Heterogeneous system specifications implicitly assume parallel execution of their components that rely on supporting platform architectures and operating systems. Unfortunately, c...
Antoni Portero, Lluis Ribas, Jordi Carrabina
MSE
2005
IEEE
118views Hardware» more  MSE 2005»
14 years 1 months ago
Use of a Soft-Core Processor in a Hardware/Software Codesign Laboratory
This paper describes our experience to date and current plans for a senior-level microelectronics laboratory course on hardware/software codesign. The course utilizes an open-sour...
Roger D. Chamberlain, John W. Lockwood, Saurabh Ga...
ITC
2003
IEEE
132views Hardware» more  ITC 2003»
14 years 26 days ago
Industrial Experience with Adoption of EDT for Low-Cost Test without Concessions
This paper discusses the adoption of Embedded Deterministic Test (EDT) at Infineon Technologies as a means to reduce the cost of manufacturing test without compromising test quali...
Frank Poehl, Matthias Beck, Ralf Arnold, Peter Muh...