Sciweavers

951 search results - page 185 / 191
» Hardware design experiences in ZebraNet
Sort
View
CODES
2007
IEEE
14 years 1 months ago
Thread warping: a framework for dynamic synthesis of thread accelerators
We present a dynamic optimization technique, thread warping, that uses a single processor on a multiprocessor system to dynamically synthesize threads into custom accelerator circ...
Greg Stitt, Frank Vahid
ECMDAFA
2007
Springer
122views Hardware» more  ECMDAFA 2007»
14 years 1 months ago
Model Transformation from OWL-S to BPEL Via SiTra
Although there are a large number of academic and industrial model transformation frameworks available, allowing specification, implementation, maintenance and documentation of mod...
Behzad Bordbar, Gareth Howells, Michael Evans, Ath...
ASPLOS
2006
ACM
14 years 1 months ago
Improving software security via runtime instruction-level taint checking
Current taint checking architectures monitor tainted data usage mainly with control transfer instructions. An alarm is raised once the program counter becomes tainted. However, su...
Jingfei Kong, Cliff Changchun Zou, Huiyang Zhou
ACSAC
2005
IEEE
14 years 1 months ago
Automated and Safe Vulnerability Assessment
As the number of system vulnerabilities multiplies in recent years, vulnerability assessment has emerged as a powerful system security administration tool that can identify vulner...
Fanglu Guo, Yang Yu, Tzi-cker Chiueh
CODES
2005
IEEE
14 years 1 months ago
Aggregating processor free time for energy reduction
Even after carefully tuning the memory characteristics to the application properties and the processor speed, during the execution of real applications there are times when the pr...
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, ...