Sciweavers

951 search results - page 19 / 191
» Hardware design experiences in ZebraNet
Sort
View
DELTA
2006
IEEE
13 years 11 months ago
Using Design Patterns to Overcome Image Processing Constraints on FPGAs
The mapping of image processing algorithms to hardware is complicated by several hardware constraints including limited processing time, limited access to data and limited resourc...
K. T. Gribbon, Donald G. Bailey, Christopher T. Jo...
ISCA
1998
IEEE
122views Hardware» more  ISCA 1998»
13 years 12 months ago
Design Choices in the SHRIMP System: An Empirical Study
The SHRIMP cluster-computing system has progressed to a point of relative maturity; a variety of applications are running on a 16-node system. We have enough experience to underst...
Matthias A. Blumrich, Richard Alpert, Yuqun Chen, ...
ATS
2003
IEEE
100views Hardware» more  ATS 2003»
13 years 11 months ago
A Processor-Based Built-In Self-Repair Design for Embedded Memories
We propose an embedded processor-based built-in self-repair (BISR) design for embedded memories. In the proposed design we reuse the embedded processor that can be found on almost...
Chin-Lung Su, Rei-Fu Huang, Cheng-Wen Wu
ICCAD
1995
IEEE
163views Hardware» more  ICCAD 1995»
13 years 11 months ago
Signal integrity optimization on the pad assignment for high-speed VLSI design
Pad assignment with signal integrity optimization is very important for high-speed VLSI design. In this paper, an efficient method is proposed to effectively minimize both simulta...
Kai-Yuan Chao, D. F. Wong
ASPDAC
2005
ACM
89views Hardware» more  ASPDAC 2005»
13 years 9 months ago
System-level design space exploration for security processor prototyping in analytical approaches
— The customization of architectures in designing the security processor-based systems typically involves timeconsuming simulation and sophisticated analysis in the exploration o...
Yung-Chia Lin, Chung-Wen Huang, Jenq Kuen Lee