Sciweavers

951 search results - page 28 / 191
» Hardware design experiences in ZebraNet
Sort
View
ICCAD
1995
IEEE
77views Hardware» more  ICCAD 1995»
13 years 11 months ago
PARAS: system-level concurrent partitioning and scheduling
Partitioning for the ASIC designs is examined and the interaction between high-level synthesis and partitioning is studied and incorporated in the solution. Four algorithms (calle...
Wing Hang Wong, Rajiv Jain
ASPDAC
2005
ACM
104views Hardware» more  ASPDAC 2005»
13 years 9 months ago
Low-power techniques for network security processors
Abstract— In this paper, we present several techniques for lowpower design, including a descriptor-based low-power scheduling algorithm, design of dynamic voltage generator, and ...
Yi-Ping You, Chun-Yen Tseng, Yu-Hui Huang, Po-Chiu...
WOWMOM
2009
ACM
144views Multimedia» more  WOWMOM 2009»
14 years 2 months ago
A CARMEN mesh experience: deployment and results
When there is no wired connectivity, wireless mesh networks (WMNs) can provide Internet access with lower cost and greater flexibility than traditional approaches. This has motiv...
Pablo Serrano, Antonio de la Oliva, Carlos Jesus B...
EUROMICRO
2006
IEEE
14 years 1 months ago
Experience Report: Using Internal CMMI Appraisals to Institutionalize Software Development Performance Improvement
Critical to any successful performance improvement initiative is to achieve a state of continuous or institutionalized improvement. Some improvement can happen quickly, but long-t...
Fredrik Ekdahl, Stig Larsson
NIME
2004
Springer
107views Music» more  NIME 2004»
14 years 1 months ago
Evolving Tooka: from Experiment to Instrument
The Tooka was created as an exploration of two person instruments. We have worked with two Tooka performers to enhance the original experimental device to make a musical instrumen...
Sidney Fels, Linda Kaastra, Sachiyo Takahashi, Gra...