Sciweavers

951 search results - page 86 / 191
» Hardware design experiences in ZebraNet
Sort
View
CPE
1998
Springer
123views Hardware» more  CPE 1998»
14 years 2 months ago
A Modular and Scalable Simulation Tool for Large Wireless Networks
This paper describes a modular and scalable simulation environment, called GloMoSim, to evaluate end-to-end performance of integrated wired and wireless networks. GloMoSim has been...
Rajive Bagrodia, Mario Gerla
ASPDAC
2007
ACM
174views Hardware» more  ASPDAC 2007»
14 years 2 months ago
Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems
Dynamic voltage scaling (DVS) circuits have been widely adopted in many computing systems to provide tradeoff between performance and power consumption. The effective use of energ...
Jian-Jia Chen, Chuan-Yue Yang, Tei-Wei Kuo, Chi-Sh...
ASPDAC
2007
ACM
89views Hardware» more  ASPDAC 2007»
14 years 2 months ago
Structured Placement with Topological Regularity Evaluation
Abstract-- This paper introduces a new concept of floorplanning and block placement, called structured placement. Regularity is a key criterion of structured placement so that plac...
Shigetoshi Nakatake
CASES
2009
ACM
14 years 2 months ago
Exploiting residue number system for power-efficient digital signal processing in embedded processors
2's complement number system imposes a fundamental limitation on the power and performance of arithmetic circuits, due to the fundamental need of cross-datapath carry propaga...
Rooju Chokshi, Krzysztof S. Berezowski, Aviral Shr...
FPL
2007
Springer
97views Hardware» more  FPL 2007»
14 years 2 months ago
An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems
Recently, there is a surge of interests in using FPGAs for computer architecture research including applications from emulating and analyzing a new platform to accelerating microa...
Taeweon Suh, Shih-Lien Lu, Hsien-Hsin S. Lee