Sciweavers

291 search results - page 15 / 59
» Hardware software co-design for power system test developmen...
Sort
View
ISPASS
2007
IEEE
14 years 1 months ago
Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events
This paper proposes the use of microprocessor performance counters for online measurement of complete system power consumption. While past studies have demonstrated the use of per...
W. Lloyd Bircher, Lizy K. John
CODES
2005
IEEE
14 years 1 months ago
A power estimation methodology for systemC transaction level models
Majority of existing works on system level power estimation have focused on the processor, while there are very few that address power consumption of peripherals in a SoC. With th...
Nagu R. Dhanwada, Ing-Chao Lin, Vijay Narayanan
IPPS
2009
IEEE
14 years 2 months ago
Using hardware transactional memory for data race detection
Abstract—Widespread emergence of multicore processors will spur development of parallel applications, exposing programmers to degrees of hardware concurrency hitherto unavailable...
Shantanu Gupta, Florin Sultan, Srihari Cadambi, Fr...
DATE
2004
IEEE
131views Hardware» more  DATE 2004»
13 years 11 months ago
Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures
The increasing complexity of system-on-chip (SOC) integrated circuits has spurred the development of versatile automatic test equipment (ATE) that can simultaneously drive differe...
Anuja Sehgal, Krishnendu Chakrabarty
SIGMETRICS
2010
ACM
153views Hardware» more  SIGMETRICS 2010»
13 years 2 months ago
Using virtualization and live migration in a scalable mobile wireless testbed
Laboratory-based mobile wireless testbeds such as MeshTest and the CMU Wireless Emulator are powerful platforms that allow users to perform controlled, repeatable, mobile wireless ...
Dongwoon Hahn, Ginnah Lee, Brenton D. Walker, Matt...