Sciweavers

734 search results - page 120 / 147
» Hardware support for code integrity in embedded processors
Sort
View
CODES
2009
IEEE
14 years 2 months ago
Using binary translation in event driven simulation for fast and flexible MPSoC simulation
In this paper, we investigate the use of instruction set simulators (ISS) based on binary translation to accelerate full timed multiprocessor system simulation at transaction leve...
Marius Gligor, Nicolas Fournel, Frédé...
DATE
2005
IEEE
109views Hardware» more  DATE 2005»
14 years 1 months ago
ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement
Customization of processor architectures through Instruction Set Extensions (ISEs) is an effective way to meet the growing performance demands of embedded applications. A high-qua...
Partha Biswas, Sudarshan Banerjee, Nikil D. Dutt, ...
TON
1998
112views more  TON 1998»
13 years 7 months ago
IP switching - ATM under IP
IP traffic on the Internet and private enterprise networks has been growing exponentially for some time. This growth is beginning to stress the traditional, processor based design...
Peter Newman, Greg Minshall, Thomas L. Lyon
CASES
2003
ACM
14 years 24 days ago
A low-power accelerator for the SPHINX 3 speech recognition system
Accurate real-time speech recognition is not currently possible in the mobile embedded space where the need for natural voice interfaces is clearly important. The continuous natur...
Binu K. Mathew, Al Davis, Zhen Fang
EMNETS
2007
13 years 11 months ago
Acoustic laptops as a research enabler
The Acoustic ENSBox [1] is an embedded platform which enables practical distributed acoustic sensing by providing integrated hardware and software support in a single platform. It...
Michael Allen, Lewis Girod, Deborah Estrin