Sciweavers

25 search results - page 4 / 5
» Harmonious internal clock synchronization
Sort
View
IANDC
2010
115views more  IANDC 2010»
13 years 4 months ago
18th International Conference on Concurrency Theory
We consider message sequence charts enriched with timing constraints between pairs of events. As in the untimed setting, an infinite family of time-constrained message sequence cha...
Luís Caires, Vasco Thudichum Vasconcelos
ASYNC
2000
IEEE
107views Hardware» more  ASYNC 2000»
13 years 12 months ago
AMULET3i - An Asynchronous System-on-Chip
AMULET3i is the third generation asynchronous ARMcompatible microprocessor subsystem developed at the University of Manchester. It is internally modular, being based around the MA...
Jim D. Garside, W. J. Bainbridge, Andrew Bardsley,...
ISCA
2005
IEEE
166views Hardware» more  ISCA 2005»
14 years 1 months ago
Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines
One of the most important problems faced by microarchitecture designers is the poor scalability of some of the current solutions with increased clock frequencies and wider pipelin...
Emil Talpes, Diana Marculescu
ETFA
2006
IEEE
14 years 1 months ago
Implementation of an Internet-controlled system under variable delays
Abstract— This work deals with the control and the observation of a remote system using Internet as a communication line. The process consists in a Slave part S, with poor comput...
Alexandre Seuret, M. Termens-Ballester, A. Toguyen...
ASYNC
2003
IEEE
100views Hardware» more  ASYNC 2003»
14 years 22 days ago
Congestion and Starvation Detection in Ripple FIFOs
High-speed asynchronous ripple FIFOs may be easily embedded in synchronous environments and can elegantly handle the problem of forwarding data between clock domains. In cases whe...
William S. Coates, Robert J. Drost