Sciweavers

40 search results - page 3 / 8
» Heterogeneous BISR-approach using System Level Synthesis Fle...
Sort
View
DATE
2004
IEEE
109views Hardware» more  DATE 2004»
13 years 11 months ago
RTL Processor Synthesis for Architecture Exploration and Implementation
Architecture description languages are widely used to perform architecture exploration for application-driven designs, whereas the RT-level is the commonly accepted level for hard...
Oliver Schliebusch, Anupam Chattopadhyay, Rainer L...
DAC
1997
ACM
13 years 11 months ago
COSYN: Hardware-Software Co-Synthesis of Embedded Systems
: Hardware-software co-synthesis is the process of partitioning an embedded system specification into hardware and software modules to meet performance, power and cost goals. In t...
Bharat P. Dave, Ganesh Lakshminarayana, Niraj K. J...
ICDIM
2007
IEEE
14 years 1 months ago
Context-aware security service in RFID/USN environments using MAUT and extended GRBAC
: This paper proposes a context-aware security service providing multiple authentications and authorization from a Security Level which is decided dynamically in a context-aware en...
Kiyeal Lee, Seokhwan Yang, Sungik Jun, Mokdong Chu...
AOSD
2008
ACM
13 years 9 months ago
StrongAspectJ: flexible and safe pointcut/advice bindings
AspectJ was designed as a seamless aspect-oriented extension of the Java programming language. However, unlike Java, AspectJ does not have a safe type system: an accepted binding ...
Bruno De Fraine, Mario Südholt, Viviane Jonck...
DAC
2004
ACM
14 years 8 months ago
Heterogeneous MP-SoC: the solution to energy-efficient signal processing
To meet conflicting flexibility, performance and cost constraints of demanding signal processing applications, future designs in this domain will contain an increasing number of a...
Tim Kogel, Heinrich Meyr