Sciweavers

723 search results - page 7 / 145
» Heterogeneous behavioral hierarchy for system level designs
Sort
View
DATE
2006
IEEE
126views Hardware» more  DATE 2006»
14 years 1 months ago
Communication and co-simulation infrastructure for heterogeneous system integration
With the increasing complexity and heterogeneity of embedded electronic systems, a unified design methodology at evels of abstraction becomes a necessity. Meanwhile, it is also i...
Guang Yang 0004, Xi Chen, Felice Balarin, Harry Hs...
ASPDAC
2004
ACM
106views Hardware» more  ASPDAC 2004»
14 years 27 days ago
A novel memory size model for variable-mapping in system level design
— It is predicted that 70% of the chip area will be occupied by memories in future system-onchips. The minimization of on-chip memory hence becomes increasingly important for cos...
Lukai Cai, Haobo Yu, Daniel Gajski
ICSE
2007
IEEE-ACM
14 years 7 months ago
Supporting Heterogeneous Architecture Descriptions in an Extensible Toolset
Many architecture description languages (ADLs) have been proposed to model, analyze, configure, and deploy complex software systems. To face this diversity, extensible ADLs (or AD...
Ali Erdem Özcan, Jean-Bernard Stefani, Matthi...
DATE
2003
IEEE
132views Hardware» more  DATE 2003»
14 years 23 days ago
Introspection in System-Level Language Frameworks: Meta-Level vs. Integrated
Reflection and automated introspection of a design in system level design frameworks are seen as necessities for the CAD tools to manipulate the designs within the tools. These f...
Frederic Doucet, Sandeep K. Shukla, Rajesh K. Gupt...
EUROPAR
2003
Springer
14 years 20 days ago
Dynamic Load Partitioning Strategies for Managing Data of Space and Time Heterogeneity in Parallel SAMR Applications
This paper presents the design and experimental evaluation of two dynamic load partitioning and balancing strategies for parallel Structured Adaptive Mesh Refinement (SAMR) applic...
Xiaolin Li, Manish Parashar