Sciweavers

238 search results - page 23 / 48
» Hierarchical Interconnect Circuit Models
Sort
View
ISQED
2005
IEEE
78views Hardware» more  ISQED 2005»
14 years 1 months ago
Staggered Twisted-Bundle Interconnect for Crosstalk and Delay Reduction
Abstract— To achieve small delay and low crosstalk for multiple signal nets with capacitive and inductive coupling, we propose in this paper a novel interconnect structure, stagg...
Hao Yu, Lei He
SBCCI
2003
ACM
115views VLSI» more  SBCCI 2003»
14 years 27 days ago
Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits
Recycling was recently proposed as a system-level design technique to facilitate the building of complex System-on-Chips (SOC) by assembling pre-designed components. Recycling all...
Luca P. Carloni, Alberto L. Sangiovanni-Vincentell...
JSA
2002
130views more  JSA 2002»
13 years 7 months ago
Reconfigurable models of finite state machines and their implementation in FPGAs
This paper examines some models of FSMs that can be implemented in dynamically and statically reconfigurable FPGAs. They enable circuits for the FSMs to be constructed in such a wa...
Valery Sklyarov
VTS
1996
IEEE
74views Hardware» more  VTS 1996»
13 years 11 months ago
An unexpected factor in testing for CMOS opens: the die surface
In this paper, we for the rst time present experimental evidence that the die surface can act as an RC interconnect, becoming an important factor in determining the voltage of a o...
Haluk Konuk, F. Joel Ferguson
ISPD
1997
ACM
110views Hardware» more  ISPD 1997»
13 years 12 months ago
Performance driven global routing for standard cell design
Advances in fabrication technology have resulted in a continual shrinkage of device dimensions. This has resulted in smaller device delays, greater resistance along interconnect w...
Jason Cong, Patrick H. Madden