Sciweavers

238 search results - page 28 / 48
» Hierarchical Interconnect Circuit Models
Sort
View
SLIP
2005
ACM
14 years 1 months ago
Congestion prediction in early stages
Routability optimization has become a major concern in the physical design cycle of VLSI circuits. Due to the recent advances in VLSI technology, interconnect has become a dominan...
Chiu-Wing Sham, Evangeline F. Y. Young
ESWS
2010
Springer
14 years 14 days ago
Hierarchical Link Analysis for Ranking Web Data
On the Web of Data, entities are often interconnected in a way similar to web documents. Previous works have shown how PageRank can be adapted to achieve entity ranking. In this pa...
Renaud Delbru, Nickolai Toupikov, Michele Catasta,...
PC
1998
123views Management» more  PC 1998»
13 years 7 months ago
Designing communication strategies for heterogeneous parallel systems
This paper investigates communication strategies for interconnecting heterogeneous parallel systems. As the speed of processors and parallel systems keep on increasing over the ye...
Ravi Prakash, Dhabaleswar K. Panda
ISQED
2007
IEEE
152views Hardware» more  ISQED 2007»
14 years 1 months ago
Variation Aware Timing Based Placement Using Fuzzy Programming
In nanometer regime, the effects of variations are having an increasing impact on the delay and power characteristics of devices as well as the yield of the circuit. Statistical t...
Venkataraman Mahalingam, N. Ranganathan
DFT
2008
IEEE
138views VLSI» more  DFT 2008»
14 years 2 months ago
Exploring Density-Reliability Tradeoffs on Nanoscale Substrates: When do smaller less reliable devices make sense?
It is widely recognized that device and interconnect fabrics at the nanoscale will be characterized by an increased susceptibility to transient faults. This appears to be intrinsi...
Andrey V. Zykov, Gustavo de Veciana