Sciweavers

319 search results - page 44 / 64
» Hierarchical Simulation of a Multiprocessor Architecture
Sort
View
PRESENCE
2010
76views more  PRESENCE 2010»
13 years 2 months ago
Modularity for Large Virtual Reality Applications
This paper focuses on the design of high performance VR applications. These applications usually involve various I/O devices and complex simulations. A parallel architecture or gri...
Jérémie Allard, Jean-Denis Lesage, B...
HPCA
2007
IEEE
14 years 8 months ago
Illustrative Design Space Studies with Microarchitectural Regression Models
We apply a scalable approach for practical, comprehensive design space evaluation and optimization. This approach combines design space sampling and statistical inference to ident...
Benjamin C. Lee, David M. Brooks
WSC
1997
13 years 9 months ago
Business Process Modeling with SIMPROCESS
This paper gives an overview of business process modeling with SIMPROCESS, its applications, unique features, basic and advanced modeling constructs, and benefits. 1 WHAT IS SIMPR...
Scott Swegles
MICRO
2007
IEEE
141views Hardware» more  MICRO 2007»
14 years 1 months ago
Composable Lightweight Processors
Modern chip multiprocessors (CMPs) are designed to exploit both instruction-level parallelism (ILP) within processors and thread-level parallelism (TLP) within and across processo...
Changkyu Kim, Simha Sethumadhavan, M. S. Govindan,...
NOCS
2007
IEEE
14 years 1 months ago
On the Design of a Photonic Network-on-Chip
Recent remarkable advances in nanoscale siliconphotonic integrated circuitry specifically compatible with CMOS fabrication have generated new opportunities for leveraging the uni...
Assaf Shacham, Keren Bergman, Luca P. Carloni