Sciweavers

2852 search results - page 546 / 571
» High Performance Architectures and Compilers
Sort
View
BMCBI
2010
218views more  BMCBI 2010»
13 years 11 months ago
Fast multi-core based multimodal registration of 2D cross-sections and 3D datasets
Background: Solving bioinformatics tasks often requires extensive computational power. Recent trends in processor architecture combine multiple cores into a single chip to improve...
Michael Scharfe, Rainer Pielot, Falk Schreiber
CORR
2006
Springer
103views Education» more  CORR 2006»
13 years 11 months ago
AS Relationships: Inference and Validation
Research on performance, robustness, and evolution of the global Internet is fundamentally handicapped without accurate and thorough knowledge of the nature and structure of the c...
Xenofontas A. Dimitropoulos, Dmitri V. Krioukov, M...
MICRO
2006
IEEE
94views Hardware» more  MICRO 2006»
13 years 11 months ago
A Sampling Method Focusing on Practicality
In the past few years, several research works have demonstrated that sampling can drastically speed up architecture simulation, and several of these sampling techniques are already...
Daniel Gracia Pérez, Hugues Berry, Olivier ...
TECS
2008
122views more  TECS 2008»
13 years 10 months ago
Quantitative analysis of the speed/accuracy trade-off in transaction level modeling
tion. Transaction Level Modeling (TLM) has been proposed to abstract communication for highspeed system simulation and rapid design space exploration. Although being widely accepte...
Gunar Schirner, Rainer Dömer
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
13 years 9 months ago
Evolution of thread-level parallelism in desktop applications
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing ...
Geoffrey Blake, Ronald G. Dreslinski, Trevor N. Mu...