Sciweavers

142 search results - page 20 / 29
» High Performance Pipelined Process Migration with RDMA
Sort
View
CCIW
2011
Springer
12 years 11 months ago
On the Application of Structured Sparse Model Selection to JPEG Compressed Images
The representation model that considers an image as a sparse linear combination of few atoms of a predefined or learned dictionary has received considerable attention in recent ye...
Giovanni Maria Farinella, Sebastiano Battiato
ISCA
2005
IEEE
101views Hardware» more  ISCA 2005»
14 years 1 months ago
Virtualizing Transactional Memory
Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from wellknown limitations, ...
Ravi Rajwar, Maurice Herlihy, Konrad K. Lai
SC
2003
ACM
14 years 24 days ago
A Compiler Analysis of Interprocedural Data Communication
This paper presents a compiler analysis for data communication for the purpose of transforming ordinary programs into ones that run on distributed systems. Such transformations ha...
Yonghua Ding, Zhiyuan Li
FPL
2003
Springer
95views Hardware» more  FPL 2003»
14 years 23 days ago
A Model for Hardware Realization of Kernel Loops
Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In...
Jirong Liao, Weng-Fai Wong, Tulika Mitra
CGF
2010
148views more  CGF 2010»
13 years 7 months ago
Hardware-Assisted Projected Tetrahedra
We present a flexible and highly efficient hardware-assisted volume renderer grounded on the original Projected Tetrahedra (PT) algorithm. Unlike recent similar approaches, our me...
André Maximo, Ricardo Marroquim, Ricardo C....