Sciweavers

216 search results - page 7 / 44
» High performance encryption cores for 3G networks
Sort
View
ICC
2007
IEEE
239views Communications» more  ICC 2007»
14 years 1 months ago
Measuring WCDMA and HSDPA Delay Characteristics with QoSMeT
—Quality of Service (QoS) is becoming increasingly important with the rise of multimedia applications (e.g., voice over IP (VoIP), video conferencing, online gaming, and Internet...
Jarmo Prokkola, Mikko Hanski, Marko Jurvansuu, Mil...
MICRO
2010
IEEE
167views Hardware» more  MICRO 2010»
13 years 5 months ago
Erasing Core Boundaries for Robust and Configurable Performance
Single-thread performance, reliability and power efficiency are critical design challenges of future multicore systems. Although point solutions have been proposed to address thes...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Scott ...
FPL
2003
Springer
100views Hardware» more  FPL 2003»
14 years 16 days ago
Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core
In this paper we present a single-chip FPGA full encryptor/decryptor core design of the AES algorithm. Our design performs all of them, encryption, decryption and key scheduling pr...
Nazar A. Saqib, Francisco Rodríguez-Henr&ia...
SSD
2005
Springer
145views Database» more  SSD 2005»
14 years 24 days ago
High Performance Multimodal Networks
Networks often form the core of many users’ spatial databases. Networks are used to support the rapid navigation and analysis of linearly connected data such as that found in tra...
Erik G. Hoel, Wee-Liang Heng, Dale Honeycutt
IJNSEC
2007
137views more  IJNSEC 2007»
13 years 7 months ago
An FPGA-based AES-CCM Crypto Core For IEEE 802.11i Architecture
The widespread adoption of IEEE 802.11 wireless networks has brought its security paradigm under active research. One of the important research areas in this field is the realiza...
Arshad Aziz, Nassar Ikram