Sciweavers

1773 search results - page 13 / 355
» High-level power estimation
Sort
View
JSAC
2007
79views more  JSAC 2007»
13 years 7 months ago
Fundamental Limits in MIMO Broadcast Channels
— This paper studies the fundamental limits of MIMO broadcast channels from a high level, determining the sum-rate capacity of the system as a function of system paramaters, such...
Babak Hassibi, Masoud Sharif
ISCAS
2008
IEEE
115views Hardware» more  ISCAS 2008»
14 years 2 months ago
FSMD partitioning for low power using simulated annealing
— It is well known that significant power savings can be obtained by disabling or shutting down parts of a circuit during idle periods. One method is to use a high level partiti...
Nainesh Agarwal, Nikitas J. Dimopoulos
ICCAD
2003
IEEE
120views Hardware» more  ICCAD 2003»
14 years 4 months ago
RTL Power Optimization with Gate-Level Accuracy
Traditional RTL power optimization techniques commit transformations at the RTL based on the estimation of area, delay and power. However, because of inadequate power and delay in...
Qi Wang, Sumit Roy
VLSID
1999
IEEE
139views VLSI» more  VLSID 1999»
13 years 12 months ago
Processor Modeling for Hardware Software Codesign
In hardware - software codesign paradigm often a performance estimation of the system is needed for hardware - software partitioning. The tremendous growth of application specific...
V. Rajesh, Rajat Moona
BMCBI
2007
120views more  BMCBI 2007»
13 years 7 months ago
Re-sampling strategy to improve the estimation of number of null hypotheses in FDR control under strong correlation structures
Background: When conducting multiple hypothesis tests, it is important to control the number of false positives, or the False Discovery Rate (FDR). However, there is a tradeoff be...
Xin Lu, David L. Perkins