Sciweavers

1773 search results - page 238 / 355
» High-level power estimation
Sort
View
HPCA
2008
IEEE
14 years 10 months ago
Automated microprocessor stressmark generation
Estimating the maximum power and thermal characteristics of a processor is essential for designing its power delivery system, packaging, cooling, and power/thermal management sche...
Ajay M. Joshi, Lieven Eeckhout, Lizy Kurian John, ...
CLUSTER
2009
IEEE
14 years 5 months ago
MDCSim: A multi-tier data center simulation, platform
Abstract—Performance and power issues are becoming increasingly important in the design of large cluster based multitier data centers for supporting a multitude of services. Desi...
Seung-Hwan Lim, Bikash Sharma, Gunwoo Nam, Eun-Kyo...
NTMS
2009
IEEE
14 years 5 months ago
Enhanced Fractional Frequency Reuse to Increase Capacity of OFDMA Systems
—Inter-cell interference (ICI) mitigation is always a big challenge issue in cellular systems. In this work we propose an Enhanced Fractional Frequency Reuse (EFFR) scheme combin...
Zheng Xie, Bernhard Walke
ICCD
2008
IEEE
142views Hardware» more  ICCD 2008»
14 years 4 months ago
Gate planning during placement for gated clock network
Abstract— Clock gating is a popular technique for reducing power dissipation in clock network. Although there have been numerous research efforts on clock gating, the previous ap...
Weixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu
SENSYS
2003
ACM
14 years 3 months ago
Practical lazy scheduling in sensor networks
Experience has shown that the power consumption of sensors and other wireless computational devices is often dominated by their communication patterns. We present a practical real...
Ramana Rao Kompella, Alex C. Snoeren