Sciweavers

1773 search results - page 28 / 355
» High-level power estimation
Sort
View
ICCAD
2004
IEEE
128views Hardware» more  ICCAD 2004»
14 years 7 months ago
Power estimation for cycle-accurate functional descriptions of hardware
— Cycle-accurate functional descriptions (CAFDs) are being widely adopted in integrated circuit (IC) design flows. Power estimation can potentially benefit from the inherent in...
Lin Zhong, Srivaths Ravi, Anand Raghunathan, Niraj...
ESTIMEDIA
2007
Springer
14 years 4 months ago
Signature-based Microprocessor Power Modeling for Rapid System-level Design Space Exploration
This paper presents a technique for high-level power estimation of microprocessors. The technique, which is based on abstract execution profiles called ’event signatures’, op...
Peter van Stralen, Andy D. Pimentel
GLVLSI
2000
IEEE
69views VLSI» more  GLVLSI 2000»
14 years 2 months ago
Supporting system-level power exploration for DSP applications
System-level power exploration requires tools for estimation of the overall power consumed by a system, as well as a detailed breakdown of the consumption of its main functional b...
Luca Benini, Marco Ferrero, Alberto Macii, Enrico ...
DATE
1999
IEEE
118views Hardware» more  DATE 1999»
14 years 2 months ago
Peak Power Estimation Using Genetic Spot Optimization for Large VLSI Circuits
Estimating peak power involves optimization of the circuit's switching function. We propose genetic spot expansion and optimization in this paper to estimate tight peak power...
Michael S. Hsiao
ICASSP
2011
IEEE
13 years 1 months ago
Fast estimation of the state of the power grid using synchronized phasor measurements
—Both the communication limitation and the measurement properties based algorithm become the bottleneck of enhancing the traditional power system state estimation speed. The avai...
Tao Yang, Anjan Bose