Sciweavers

1773 search results - page 337 / 355
» High-level power estimation
Sort
View
FPGA
1999
ACM
139views FPGA» more  FPGA 1999»
15 years 7 months ago
Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs
The demand for high-speed FPGA compilation tools has occurred for three reasons: first, as FPGA device capacity has grown, the computation time devoted to placement and routing h...
Yaska Sankar, Jonathan Rose
124
Voted
FCCM
1998
IEEE
169views VLSI» more  FCCM 1998»
15 years 7 months ago
Scalable Network Based FPGA Accelerators for an Automatic Target Recognition Application
Abstract Image processing, specifically Automatic Target Recognition (ATR) in Synthetic Aperture Radar (SAR) imagery, is an application area that can require tremendous processing ...
Ruth Sivilotti, Young Cho, Wen-King Su, Danny Cohe...
163
Voted
SIGMETRICS
1993
ACM
123views Hardware» more  SIGMETRICS 1993»
15 years 7 months ago
Effectiveness of Trace Sampling for Performance Debugging Tools
Recently there has been a surge of interest in developing performance debugging tools to help programmers tune their applications for better memory performance [2, 4, 10]. These t...
Margaret Martonosi, Anoop Gupta, Thomas E. Anderso...
112
Voted
ASPDAC
2007
ACM
131views Hardware» more  ASPDAC 2007»
15 years 7 months ago
Fast Flip-Chip Pin-Out Designation Respin by Pin-Block Design and Floorplanning for Package-Board Codesign
Deep submicron effects drive the complication in designing chips, as well as in package designs and communications between package and board. As a result, the iterative interface d...
Ren-Jie Lee, Ming-Fang Lai, Hung-Ming Chen
MIR
2010
ACM
191views Multimedia» more  MIR 2010»
15 years 7 months ago
Video retargeting with multi-scale trajectory optimization
Mobile devices are increasingly powerful in media storage and rendering. The prevalent request of decent video browsing on mobile devices is demanding. However, one limitation com...
Yuanning Li, YongHong Tian, Jingjing Yang, Ling-Yu...