Sciweavers

1773 search results - page 82 / 355
» High-level power estimation
Sort
View
ASPDAC
2008
ACM
104views Hardware» more  ASPDAC 2008»
15 years 6 months ago
Variability-driven module selection with joint design time optimization and post-silicon tuning
Abstract-- Increasing delay and power variation are significant challenges to the designers as technology scales to the deep sub-micron (DSM) regime. Traditional module selection t...
Feng Wang 0004, Xiaoxia Wu, Yuan Xie
SENSYS
2010
ACM
15 years 1 months ago
Estimating building consumption breakdowns using ON/OFF state sensing and incremental sub-meter deployment
This paper considers the problem of estimating the power breakdowns for the main appliances inside a building using a small number of power meters and the knowledge of the ON/OFF ...
Deokwoo Jung, Andreas Savvides
GLOBECOM
2007
IEEE
15 years 10 months ago
MIMO-OFDM Channel Estimation in Presence of Carrier Frequency Offsets
— Optimal pilot design and placement for channel estimation in Multiple-input Multiple-output (MIMO) Orthogonal Frequency-Division Multiplexing (OFDM) systems in the presence of ...
Zhongshan Zhang, Wei Zhang, Chintha Tellambura
ICC
2007
IEEE
15 years 10 months ago
Channel Estimation Considerations for Iterative Decoding in Wireless Communications
—The time-varying nature of wireless channels poses a challenge for using soft-decision iterative decoders on such channels. Even if the channel gain is perfectly known to the re...
Pirouz Zarrinkhat, Masoud Ardakani, Raman Yazdani
120
Voted
ASPDAC
2004
ACM
107views Hardware» more  ASPDAC 2004»
15 years 9 months ago
Interconnect capacitance estimation for FPGAs
Abstract—The dynamic power consumed by a digital CMOS circuit is directly proportional to capacitance. In this paper, we consider pre-routing capacitance estimation for FPGAs and...
Jason Helge Anderson, Farid N. Najm