Sciweavers

1773 search results - page 83 / 355
» High-level power estimation
Sort
View
TRECVID
2008
15 years 5 months ago
The Lowlands Team at TRECVID 2008
Id: trecvid2008.tex 197 2008-10-23 13:28:48Z alyr Date: 2008-10-23 15:28:48 +0200 (Thu, 23 Oct 2008) Type Run Description MAP/mean infAP HLF Official H utcwiprimw146 Our prelimina...
Robin Aly, Djoerd Hiemstra, Arjen P. de Vries, Hen...
ICCD
2011
IEEE
296views Hardware» more  ICCD 2011»
14 years 3 months ago
DPPC: Dynamic power partitioning and capping in chip multiprocessors
—A key challenge in chip multiprocessor (CMP) design is to optimize the performance within a power budget limited by the CMP’s cooling, packaging, and power supply capacities. ...
Kai Ma, Xiaorui Wang, Yefu Wang
VTC
2006
IEEE
206views Communications» more  VTC 2006»
15 years 10 months ago
BER Performance Improvement with Joint Angle-Delay-Polarization Estimation of Multipath Channel Parameters
Abstract— In mobile telecommunications, the quality of demodulation is strongly impacted by channel estimation. The Joint Angle, Delay and Polarization Estimation (JADPE) problem...
Cristian Tohanean, José Picheral
GLVLSI
2010
IEEE
212views VLSI» more  GLVLSI 2010»
15 years 9 months ago
An integrated thermal estimation framework for industrial embedded platforms
Next generation industrial embedded platforms require the development of complex power and thermal management solutions. Indeed, an increasingly fine and intrusive thermal contro...
Andrea Acquaviva, Andrea Calimera, Alberto Macii, ...
ISLPED
1999
ACM
86views Hardware» more  ISLPED 1999»
15 years 8 months ago
Power macro-models for DSP blocks with application to high-level synthesis
Abstract – In this paper, we propose a modeling approach for the average power consumption of macro-blocks that are typically used in digital signal processing (DSP) systems, suc...
Subodh Gupta, Farid N. Najm