Sciweavers

713 search results - page 95 / 143
» Hybrid transactional memory
Sort
View
TABLEAUX
2009
Springer
14 years 3 months ago
Tableaux and Model Checking for Memory Logics
Memory logics are modal logics whose semantics is specified in terms of relational models enriched with additional data structure to represent memory. The logical language is then...
Carlos Areces, Diego Figueira, Daniel Gorín...
CLUSTER
2000
IEEE
14 years 1 months ago
SilkRoad: A Multithreaded Runtime System with Software Distributed Shared Memory for SMP Clusters
Multithreaded parallel system with software Distributed Shared Memory (DSM) is an attractive direction in cluster computing. In these systems, distributing workloads and keeping t...
Liang Peng, Weng-Fai Wong, Ming-Dong Feng, Chung-K...
JPDC
2006
106views more  JPDC 2006»
13 years 8 months ago
Performance characteristics of the multi-zone NAS parallel benchmarks
We describe a new suite of computational benchmarks that models applications featuring multiple levels of parallelism. Such parallelism is often available in realistic flow comput...
Haoqiang Jin, Rob F. Van der Wijngaart
HPCA
2005
IEEE
14 years 9 months ago
Tapping ZettaRAMTM for Low-Power Memory Systems
ZettaRAMTM is a new memory technology under development by ZettaCoreTM as a potential replacement for conventional DRAM. The key innovation is replacing the conventional capacitor...
Ravi K. Venkatesan, Ahmed S. Al-Zawawi, Eric Roten...
MICRO
2003
IEEE
161views Hardware» more  MICRO 2003»
14 years 1 months ago
Design and Implementation of High-Performance Memory Systems for Future Packet Buffers
In this paper we address the design of a future high-speed router that supports line rates as high as OC-3072 (160 Gb/s), around one hundred ports and several service classes. Bui...
Jorge García-Vidal, Jesús Corbal, Ll...