Sciweavers

    128 search results - page 5 / 26
    » ILP-based optimization of sequential circuits for low power
    Sort
    View
    DATE
    2005
    IEEE
    123views Hardware» more  DATE 2005»
    Low Power Oriented CMOS Circuit Optimization Protocol
    14 years 3 months ago
    Low Power Oriented CMOS Circuit Optimization Protocol
    Download  hal-lirmm.ccsd.cnrs.fr
    Alexandre Verle, Xavier Michel, Nadine Azém...
    claim paper
    Read More »
    ICCAD
    1995
    IEEE
    96views Hardware» more  ICCAD 1995»
    Delay optimal partitioning targeting low power VLSI circuits
    14 years 1 months ago
    Delay optimal partitioning targeting low power VLSI circuits
    Download  atrak.usc.edu
    Hirendu Vaishnav, Massoud Pedram
    claim paper
    Read More »
    GLVLSI
    2006
    IEEE
    112views VLSI» more  GLVLSI 2006»
    A design methodology for temperature variation insensitive low power circuits
    14 years 3 months ago
    A design methodology for temperature variation insensitive low power circuits
    Download  ihome.ust.hk
    Operating an integrated circuit at the prescribed nominal supply voltage is not preferable for reliable circuit operation under temperature fluctuations. A design methodology base...
    Ranjith Kumar, Volkan Kursun
    claim paper
    Read More »
    CORR
    2002
    Springer
    93views Education» more  CORR 2002»
    Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams
    13 years 9 months ago
    Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams
    Download  www.csie.ntu.edu.tw
    -- This paper introduces a novel method for synthesizing digital circuits derived from Binary Decision Diagrams (BDDs) that can yield to reduction in power dissipation. The power r...
    Denis V. Popel
    claim paper
    Read More »
    ISLPED
    1999
    ACM
    177views Hardware» more  ISLPED 1999»
    Low power synthesis of dual threshold voltage CMOS VLSI circuits
    14 years 2 months ago
    Low power synthesis of dual threshold voltage CMOS VLSI circuits
    Download  www.cecs.uci.edu
    The use of dual threshold voltages can significantly reduce the static power dissipated in CMOS VLSI circuits. With the supply voltage at 1V and threshold voltage as low as 0.2V ...
    Vijay Sundararajan, Keshab K. Parhi
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.