Sciweavers

571 search results - page 89 / 115
» Impact of the Optimum Routing and
Sort
View
ICCAD
2007
IEEE
111views Hardware» more  ICCAD 2007»
14 years 4 months ago
Exploiting STI stress for performance
— Starting at the 65nm node, stress engineering to improve performance of transistors has been a major industry focus. An intrinsic stress source – shallow trench isolation –...
Andrew B. Kahng, Puneet Sharma, Rasit Onur Topalog...
GIS
2007
ACM
14 years 8 months ago
Spatial and temporal analysis of pedestrian egress behavior and efficiency
This research reports on exploring analytical methodologies for spatio-temporal data of pedestrian egress dynamics in a crowded environment. The research objective is to spatially...
Atsushi Nara, Paul M. Torrens
DAC
2004
ACM
14 years 8 months ago
Profile-guided microarchitectural floorplanning for deep submicron processor design
As process technology migrates to deep submicron with feature size less than 100nm, global wire delay is becoming a major hindrance in keeping the latency of intra-chip communicat...
Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watew...
DAC
2006
ACM
14 years 8 months ago
Optimal simultaneous mapping and clustering for FPGA delay optimization
Both technology mapping and circuit clustering have a large impact on FPGA designs in terms of circuit performance, area, and power dissipation. Existing FPGA design flows carry o...
Joey Y. Lin, Deming Chen, Jason Cong
PERCOM
2008
ACM
14 years 7 months ago
Budget-Based Clustering with Context-awareness for Sensor Networks
As the scale of modern sensor networks continues to grow, energy consumption, scalability and routing efficiency are becoming key design challenges. Network management plays an im...
Jiaxi You, Dominik Lieckfeldt, Matthias Handy, Dir...