Sciweavers

479 search results - page 92 / 96
» Implementation and Evaluation of On-Chip Network Architectur...
Sort
View
3DIC
2009
IEEE
263views Hardware» more  3DIC 2009»
13 years 10 months ago
3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwa...
DSN
2005
IEEE
14 years 1 months ago
Checking Array Bound Violation Using Segmentation Hardware
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...
Lap-Chung Lam, Tzi-cker Chiueh
RTAS
1998
IEEE
13 years 11 months ago
Performance Analysis of an RSVP-Capable Router
RSVP is a bandwidth reservation protocol that allows distributed real-time applications such as video-conferencing software to make bandwidth reservations over packetswitched netw...
Tzi-cker Chiueh, Anindya Neogi, Paul A. Stirpe
ICETE
2004
253views Business» more  ICETE 2004»
13 years 9 months ago
BLAZE: A Mobile Agent Paradigm for VoIP Intrusion Detection Systems
ser provides abstraction for supporting flexible security policies that can be developed using the low-level primitives of the browser. We believe our browser architecture will be ...
Kapil Singh, Son T. Vuong
ASPDAC
2007
ACM
108views Hardware» more  ASPDAC 2007»
13 years 11 months ago
Software Performance Estimation in MPSoC Design
- Estimation tools are a key component of system-level methodologies, enabling a fast design space exploration. Estimation of software performance is essential in current software-...
Márcio Oyamada, Flávio Rech Wagner, ...