Sciweavers

164 search results - page 28 / 33
» Implementation of a SliM Array Processor
Sort
View
SI3D
1992
ACM
13 years 11 months ago
Interactive Volume Rendering on a Multicomputer
Direct volume rendering is a computationally intensive operation that has become a valued and often preferred visualization tool. For maximal data comprehension, interactive manip...
Ulrich Neumann
DAC
1997
ACM
13 years 11 months ago
Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets
The paper presents an algorithm to determine the close-tosmallest possible data buffer sizes for arbitrary synchronous data flow (SDF) applications, such that we can guarantee the...
Marleen Adé, Rudy Lauwereins, J. A. Peperst...
ISLPED
1996
ACM
69views Hardware» more  ISLPED 1996»
13 years 11 months ago
Substrate noise influence on circuit performance in variable threshold-voltage scheme
- This paper investigates substrate noise influence on circuit performance in a variable thresholdvoltage scheme (VT scheme) where threshold voltage is dynamically varied by substr...
Tadahiro Kuroda, Tetsuya Fujita, Shinji Mita, Tosh...
SC
1993
ACM
13 years 11 months ago
Dynamic data distributions in Vienna Fortran
Vienna Fortran is a machine-independent language extension of Fortran, which is based upon the Single-Program-Multiple-Data SPMD paradigm and allows the user to write programs f...
Barbara M. Chapman, Piyush Mehrotra, Hans Moritsch...
ARC
2008
Springer
104views Hardware» more  ARC 2008»
13 years 9 months ago
PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications
Abstract. In this paper, we present the PARO design tool for the automated hardware synthesis of massively parallel embedded architectures for given dataflow dominant applications....
Frank Hannig, Holger Ruckdeschel, Hritam Dutta, J&...