5562 search results - page 102 / 1113 » Implementing Parallel Cell-DEVS |
129
click to vote
ISCA
2007
IEEE
15 years 2 months ago
2007
IEEE
In recent years, quantum computing (QC) research has moved from the realm of theoretical physics and mathematics into real implementations [9]. With many different potential hardw...
125
Voted
MICRO
2007
IEEE
15 years 9 months ago
2007
IEEE
Transactional Memory (TM) systems must track the read and write sets—items read and written during a transaction—to detect conflicts among concurrent transactions. Several TM...
135
Voted
EUROPAR
2010
Springer
15 years 3 months ago
2010
Springer
Abstract. This paper is motivated by the desire to provide an efficient and scalable software cache implementation of OpenMP on multicore and manycore architectures in general, and...
133
Voted
ICECCS
2010
IEEE
15 years 2 months ago
2010
IEEE
Abstract—Transactional Memory (TM) is a promising technique that addresses the difficulty of parallel programming. Since TM takes responsibility for all concurrency control, TM ...
141
click to vote
PCRCW
1997
Springer
15 years 6 months ago
1997
Springer
In recent years, theChaos Project at theUniversityofWashingtonhas analyzed and simulated a dozen routing algorithms. Three new routing algorithms have been invented; of these, the...