Sciweavers

987 search results - page 176 / 198
» Implementing an untrusted operating system on trusted hardwa...
Sort
View
ISCA
2012
IEEE
261views Hardware» more  ISCA 2012»
11 years 11 months ago
RAIDR: Retention-aware intelligent DRAM refresh
Dynamic random-access memory (DRAM) is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent loss of data. These refresh operation...
Jamie Liu, Ben Jaiyen, Richard Veras, Onur Mutlu
ISCA
2005
IEEE
134views Hardware» more  ISCA 2005»
14 years 2 months ago
A High Throughput String Matching Architecture for Intrusion Detection and Prevention
Network Intrusion Detection and Prevention Systems have emerged as one of the most effective ways of providing security to those connected to the network, and at the heart of alm...
Lin Tan, Timothy Sherwood
SIGMETRICS
2005
ACM
120views Hardware» more  SIGMETRICS 2005»
14 years 2 months ago
Automatic measurement of memory hierarchy parameters
The running time of many applications is dominated by the cost of memory operations. To optimize such applications for a given platform, it is necessary to have a detailed knowled...
Kamen Yotov, Keshav Pingali, Paul Stodghill
SIGOPS
2011
255views Hardware» more  SIGOPS 2011»
13 years 3 months ago
Bridging functional heterogeneity in multicore architectures
Heterogeneous processors that mix big high performance cores with small low power cores promise excellent single– threaded performance coupled with high multi–threaded through...
Dheeraj Reddy, David A. Koufaty, Paul Brett, Scott...
ISLPED
2005
ACM
109views Hardware» more  ISLPED 2005»
14 years 2 months ago
Power reduction by varying sampling rate
The rate at which a digital signal processing (DSP) system operates depends on the highest frequency component in the input signal. DSP applications must sample their inputs at a ...
William R. Dieter, Srabosti Datta, Wong Key Kai