Sciweavers

36 search results - page 1 / 8
» Implementing the Advanced Switching Fabric Discovery Process
Sort
View
ASAP
2003
IEEE
108views Hardware» more  ASAP 2003»
14 years 3 months ago
Physical Planning for On-Chip Multiprocessor Networks and Switch Fabrics
On-chip implementation of multiprocessor systems requires the planarization of the interconnect network onto the silicon floorplan. Manual floorplanning approaches will become i...
Terry Tao Ye, Giovanni De Micheli
DATE
2003
IEEE
84views Hardware» more  DATE 2003»
14 years 3 months ago
Micro-Network for SoC: Implementation of a 32-Port SPIN network
We present a physical imrplementation of a 32-ports SPIN micro-network. For a 0.13 micron CMOS process, the total area is 4.6 ¢£¢¥¤ , for a cumulated bandwidth of about 100 G...
Adrijean Andriahantenaina, Alain Greiner
CG
2007
Springer
13 years 9 months ago
A 2D-3D visualization support for human-centered rule mining
On account of the enormous amounts of rules that can be produced by data mining algorithms, knowledge post-processing is a difficult stage in an association rule discovery process....
Julien Blanchard, Bruno Pinaud, Pascale Kuntz, Fab...
GLOBECOM
2006
IEEE
14 years 3 months ago
A Practical Switch-Memory-Switch Architecture Emulating PIFO OQ
— Emulating Output Queued (OQ) Switch with sustainable implementation cost and low fixed delay is always preferable in designing high performance routers. The SwitchMemory-Switch...
Nan Hua, Yang Xu, Peng Wang, Depeng Jin, Lieguang ...