Sciweavers

244 search results - page 31 / 49
» Implementing the scale vector-thread processor
Sort
View
IPPS
2008
IEEE
14 years 1 months ago
Massively parallel cosmological simulations with ChaNGa
Cosmological simulators are an important component in the study of the formation of galaxies and large scale structures, and can help answer many important questions about the uni...
Pritish Jetley, Filippo Gioachin, Celso L. Mendes,...
FPGA
2008
ACM
136views FPGA» more  FPGA 2008»
13 years 9 months ago
A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs
Functional full-system simulators are powerful and versatile research tools for accelerating architectural exploration and advanced software development. Their main shortcoming is...
Eric S. Chung, Eriko Nurvitadhi, James C. Hoe, Bab...
ISCA
2006
IEEE
130views Hardware» more  ISCA 2006»
13 years 7 months ago
Area-Performance Trade-offs in Tiled Dataflow Architectures
: Tiled architectures, such as RAW, SmartMemories, TRIPS, and WaveScalar, promise to address several issues facing conventional processors, including complexity, wire-delay, and pe...
Steven Swanson, Andrew Putnam, Martha Mercaldi, Ke...
SIGMETRICS
1996
ACM
118views Hardware» more  SIGMETRICS 1996»
13 years 11 months ago
Integrating Performance Monitoring and Communication in Parallel Computers
A large and increasing gap exists between processor and memory speeds in scalable cache-coherent multiprocessors. To cope with this situation, programmers and compiler writers mus...
Margaret Martonosi, David Ofelt, Mark Heinrich
ISLPED
2007
ACM
57views Hardware» more  ISLPED 2007»
13 years 9 months ago
Resource area dilation to reduce power density in throughput servers
Throughput servers using simultaneous multithreaded (SMT) processors are becoming an important paradigm with products such as Sun's Niagara and IBM Power5. Unfortunately, thr...
Michael D. Powell, T. N. Vijaykumar