Sciweavers

2201 search results - page 226 / 441
» Improvement of ASIC Design Processes
Sort
View
FPGA
2005
ACM
95views FPGA» more  FPGA 2005»
15 years 9 months ago
The Stratix II logic and routing architecture
This paper describes the Altera Stratix II™ logic and routing architecture. This architecture features a novel adaptive logic module (ALM) that is based on a 6-LUT, but can be p...
David M. Lewis, Elias Ahmed, Gregg Baeckler, Vaugh...
ISQED
2009
IEEE
136views Hardware» more  ISQED 2009»
15 years 11 months ago
NBTI aware workload balancing in multi-core systems
—As device feature size continues to shrink, reliability becomes a severe issue due to process variation, particle-induced transient errors, and transistor wear-out/stress such a...
Jin Sun, Avinash Karanth Kodi, Ahmed Louri, Janet ...
AGILEDC
2007
IEEE
15 years 10 months ago
On the Sustained Use of a Test-Driven Development Practice at IBM
Test-Driven Development (TDD) is an agile practice that is widely accepted and advocated by most agile methods and methodologists. In this paper, we report on a post hoc analysis ...
Julio Cesar Sanchez, Laurie A. Williams, E. Michae...
SIGIR
2006
ACM
15 years 10 months ago
User modeling for full-text federated search in peer-to-peer networks
User modeling for information retrieval has mostly been studied to improve the effectiveness of information access in centralized repositories. In this paper we explore user model...
Jie Lu, James P. Callan
DAC
2008
ACM
16 years 5 months ago
Multithreaded simulation for synchronous dataflow graphs
Synchronous dataflow (SDF) has been successfully used in design tools for system-level simulation of wireless communication systems. Modern wireless communication standards involv...
Chia-Jui Hsu, José Luis Pino, Shuvra S. Bha...