Sciweavers

2201 search results - page 35 / 441
» Improvement of ASIC Design Processes
Sort
View
WSC
2007
15 years 5 months ago
Communication and process simulation of set-based design for concrete reinforcement
Two discrete-event simulations are developed to assess the feasibility of improving the delivery process of reinforced concrete structures. The simulations represent the resource ...
John-Michael Wong, Kristen Parrish, Iris D. Tommel...
MM
2009
ACM
217views Multimedia» more  MM 2009»
15 years 9 months ago
Streaming HD H.264 encoder on programmable processors
Programmable processors have great advantage over dedicated ASIC design under intense time-to-market pressure. However, realtime encoding of high-definition (HD) H.264 video (up t...
Nan Wu, Mei Wen, Wei Wu, Ju Ren, Huayou Su, Changq...
120
Voted
DSD
2008
IEEE
131views Hardware» more  DSD 2008»
15 years 9 months ago
PUFFIN: A Novel Compact Block Cipher Targeted to Embedded Digital Systems
In this paper, we examine the digital hardware design and implementation of a novel compact block cipher, referred to as PUFFIN, that is suitable for embedded applications. An imp...
Huiju Cheng, Howard M. Heys, Cheng Wang
CODES
2007
IEEE
15 years 9 months ago
A data protection unit for NoC-based architectures
Security is gaining increasing relevance in the development of embedded devices. Towards a secure system at each level of design, this paper addresses the security aspects related...
Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic...
FPGA
2003
ACM
161views FPGA» more  FPGA 2003»
15 years 8 months ago
Implementation of BEE: a real-time large-scale hardware emulation engine
This paper describes the hardware implementation of a real-time, large-scale, multi-chip FPGA (Field Programmable Gate Array) based emulation engine with a capacity of 10 million ...
Chen Chang, Kimmo Kuusilinna, Brian C. Richards, R...