Sciweavers

196 search results - page 9 / 40
» Improving IPC by Kernel Design
Sort
View
MICRO
2009
IEEE
159views Hardware» more  MICRO 2009»
14 years 2 months ago
Adaptive line placement with the set balancing cache
Efficient memory hierarchy design is critical due to the increasing gap between the speed of the processors and the memory. One of the sources of inefficiency in current caches is...
Dyer Rolán, Basilio B. Fraguela, Ramon Doal...
APCSAC
2001
IEEE
13 years 11 months ago
Exploiting Java Instruction/Thread Level Parallelism with Horizontal Multithreading
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates ...
Kenji Watanabe, Wanming Chu, Yamin Li
COMPGEOM
2000
ACM
13 years 12 months ago
Look - a Lazy Object-Oriented Kernel for geometric computation
In this paper we describe and discuss a new kernel design for geometric computation in the plane. It combines different kinds of floating-point filter techniques and a lazy eval...
Stefan Funke, Kurt Mehlhorn
CIVR
2007
Springer
154views Image Analysis» more  CIVR 2007»
14 years 1 months ago
Representing shape with a spatial pyramid kernel
The objective of this paper is classifying images by the object categories they contain, for example motorbikes or dolphins. There are three areas of novelty. First, we introduce ...
Anna Bosch, Andrew Zisserman, Xavier Muñoz
MICRO
2003
IEEE
70views Hardware» more  MICRO 2003»
14 years 25 days ago
Fast Path-Based Neural Branch Prediction
Microarchitectural prediction based on neural learning has received increasing attention in recent years. However, neural prediction remains impractical because its superior accur...
Daniel A. Jiménez