Sciweavers

2032 search results - page 405 / 407
» Improving Java performance using hardware translation
Sort
View
ICPADS
2006
IEEE
14 years 1 months ago
Destination-Based HoL Blocking Elimination
Congestion management is likely to become a critical issue in interconnection networks, as increasing power consumption and cost concerns will lead to the use of smaller networks....
T. Nachiondo, Jose Flich, José Duato
DAC
2010
ACM
13 years 11 months ago
TSV stress aware timing analysis with applications to 3D-IC layout optimization
As the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV fill material and s...
Jae-Seok Yang, Krit Athikulwongse, Young-Joon Lee,...
JSAC
2006
165views more  JSAC 2006»
13 years 7 months ago
ALPi: A DDoS Defense System for High-Speed Networks
Distributed denial-of-service (DDoS) attacks pose a significant threat to the Internet. Most solutions proposed to-date face scalability problems as the size and speed of the netwo...
P. E. Ayres, H. Sun, H. Jonathan Chao, Wing Cheong...
TWC
2008
201views more  TWC 2008»
13 years 7 months ago
A Novel Algorithm for Multipath Fingerprinting in Indoor WLAN Environments
Abstract--Positioning in indoor wireless environments is growing rapidly in importance and gains commercial interests in context-awareness applications. The essential challenge in ...
Shih-Hau Fang, Tsung-Nan Lin, Kun-Chou Lee
TC
1998
13 years 7 months ago
Methodologies for Tolerating Cell and Interconnect Faults in FPGAs
—The very high levels of integration and submicron device sizes used in current and emerging VLSI technologies for FPGAs lead to higher occurrences of defects and operational fau...
Fran Hanchek, Shantanu Dutt