Sciweavers

2032 search results - page 55 / 407
» Improving Java performance using hardware translation
Sort
View
124
Voted
ICS
1999
Tsinghua U.
15 years 6 months ago
Improving the performance of speculatively parallel applications on the Hydra CMP
Hydra is a chip multiprocessor (CMP) with integrated support for thread-level speculation. Thread-level speculation provides a way to parallelize sequential programs without the n...
Kunle Olukotun, Lance Hammond, Mark Willey
TASLP
2008
142views more  TASLP 2008»
15 years 2 months ago
HMM Word and Phrase Alignment for Statistical Machine Translation
HMM-based models are developed for the alignment of words and phrases in bitext. The models are formulated so that alignment and parameter estimation can be performed efficiently....
Yonggang Deng, William J. Byrne
CSREAESA
2004
15 years 4 months ago
Language Selection for Mobile Systems: Java, C, or Both?
For many years, C has been known as a fast, yet unfriendly language. Similarly, Java presents its own trade-offs, including more advanced language features at the cost of slower ex...
Keith S. Vallerio, Niraj K. Jha
DATE
2005
IEEE
129views Hardware» more  DATE 2005»
15 years 8 months ago
Hardware Support for Arbitrarily Complex Loop Structures in Embedded Applications
In this paper, the program control unit of an embedded RISC processor is enhanced with a novel zerooverhead loop controller (ZOLC) supporting arbitrary loop structures with multip...
Nikolaos Kavvadias, Spiridon Nikolaidis
EUROPAR
2004
Springer
15 years 8 months ago
Improving Data Cache Performance via Address Correlation: An Upper Bound Study
Address correlation is a technique that links the addresses that reference the same data values. Using a detailed source-code level analysis, a recent study [1] revealed that diffe...
Peng-fei Chuang, Resit Sendag, David J. Lilja