Sciweavers

328 search results - page 17 / 66
» Improving Performance of Small On-Chip Instruction Caches
Sort
View
MONET
2002
95views more  MONET 2002»
13 years 7 months ago
On Improving the Performance of Cache Invalidation in Mobile Environments
Many cache management schemes designed for mobile environments are based on invalidation reports (IRs). However, IR-based approach suffers from long query latency and it cannot eff...
Guohong Cao
ICCD
2001
IEEE
84views Hardware» more  ICCD 2001»
14 years 4 months ago
Static Energy Reduction Techniques for Microprocessor Caches
Microprocessor performance has been improved by increasing the capacity of on-chip caches. However, the performance gain comes at the price of increased static energy consumption ...
Heather Hanson, M. S. Hrishikesh, Vikas Agarwal, S...
RTAS
1996
IEEE
13 years 11 months ago
Efficient worst case timing analysis of data caching
Recent progress in worst case timing analysis of programs has made it possible to perform accurate timing analysis of pipelined execution and instruction caching, which is necessa...
Sung-Kwan Kim, Sang Lyul Min, Rhan Ha
ISCAPDCS
2007
13 years 9 months ago
Evaluation of architectural support for speech codecs application in large-scale parallel machines
— Next generation multimedia mobile phones that use the high bandwidth 3G cellular radio network consume more power. Multimedia algorithms such as speech, video transcodecs have ...
Naeem Zafar Azeemi
SIGCOMM
1998
ACM
13 years 12 months ago
Improving End-to-End Performance of the Web Using Server Volumes and Proxy Filters
The rapid growth of the World Wide Web has caused serious performance degradation on the Internet. This paper o ers an end-to-end approach to improving Web performance by collecti...
Edith Cohen, Balachander Krishnamurthy, Jennifer R...