Sciweavers

1045 search results - page 100 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
DATE
2008
IEEE
89views Hardware» more  DATE 2008»
14 years 4 months ago
Symbolic Reliability Analysis and Optimization of ECU Networks
Increasing reliability at a minimum amount of extra cost is a major challenge in todays ECU network design. Considering reliability as an objective already in early design phases ...
Michael Glaß, Martin Lukasiewycz, Felix Reim...
SBACPAD
2008
IEEE
206views Hardware» more  SBACPAD 2008»
14 years 4 months ago
A High Performance Massively Parallel Approach for Real Time Deformable Body Physics Simulation
Single processor technology has been evolving across last decades, but due to physical limitations of chip manufacturing process, the industry is pursuing alternatives to sustain ...
Thiago S. M. C. de Farias, Mozart W. S. Almeida, J...
FCCM
2006
IEEE
121views VLSI» more  FCCM 2006»
14 years 4 months ago
An FPGA Solution for Radiation Dose Calculation
— Radiation dose calculation is an important step in the treatment of cancer patients requiring radiation therapy. It ensures that the physician prescribed dose agrees with the d...
Kevin Whitton, Xiaobo Sharon Hu, Cedric X. Yu, Dan...
3DPVT
2006
IEEE
240views Visualization» more  3DPVT 2006»
14 years 4 months ago
Global Depth from Epipolar Volumes--A General Framework for Reconstructing Non-Lambertian Surfaces
Using Epipolar Image Analysis in the context of the correspondence finding problem in depth reconstruction has several advantages. One is the elegant incorporation of prior knowl...
Timo Stich, Art Tevs, Marcus A. Magnor
ASAP
2005
IEEE
182views Hardware» more  ASAP 2005»
14 years 3 months ago
A Thread and Data-Parallel MPEG-4 Video Encoder for a System-On-Chip Multiprocessor
We studied the dynamic instruction count reduction for a single-thread, vectorized and a multi-threaded, non-vectorized, MPEG-4 video encoder. Results indicate a maximum improveme...
Tom R. Jacobs, José L. Núñez-...