Sciweavers

1045 search results - page 27 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
TACO
2008
130views more  TACO 2008»
13 years 8 months ago
Efficient hardware code generation for FPGAs
r acceptance of FPGAs as a computing device requires a higher level of programming abstraction. ROCCC is an optimizing C to HDL compiler. We describe the code generation approach i...
Zhi Guo, Walid A. Najjar, Betul Buyukkurt
GECCO
2007
Springer
207views Optimization» more  GECCO 2007»
14 years 2 months ago
A data parallel approach to genetic programming using programmable graphics hardware
In recent years the computing power of graphics cards has increased significantly. Indeed, the growth in the computing power of these graphics cards is now several orders of magn...
Darren M. Chitty
DRM
2004
Springer
14 years 2 months ago
Attacks and risk analysis for hardware supported software copy protection systems
Recently, there is a growing interest in the research community to use tamper-resistant processors for software copy protection. Many of these tamper-resistant systems rely on a s...
Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, Tao ...
SC
1995
ACM
14 years 5 days ago
Lazy Release Consistency for Hardware-Coherent Multiprocessors
Release consistency is a widely accepted memory model for distributed shared memory systems. Eager release consistency represents the state of the art in release consistent protoc...
Leonidas I. Kontothanassis, Michael L. Scott, Rica...
ASPLOS
2010
ACM
14 years 3 months ago
A real system evaluation of hardware atomicity for software speculation
In this paper we evaluate the atomic region compiler abstraction by incorporating it into a commercial system. We find that atomic regions are simple and intuitive to integrate i...
Naveen Neelakantam, David R. Ditzel, Craig B. Zill...