Sciweavers

1045 search results - page 65 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
EGH
2011
Springer
12 years 8 months ago
High-Performance Software Rasterization on GPUs
In this paper, we implement an efficient, completely software-based graphics pipeline on a GPU. Unlike previous approaches, we obey ordering constraints imposed by current graphi...
Samuli Laine, Tero Karras
FCCM
2007
IEEE
146views VLSI» more  FCCM 2007»
14 years 3 months ago
Mitrion-C Application Development on SGI Altix 350/RC100
This paper provides an evaluation of SGI® RASC™ RC100 technology from a computational science software developer’s perspective. A brute force implementation of a two-point an...
Volodymyr V. Kindratenko, Robert J. Brunner, Adam ...
DATE
2009
IEEE
103views Hardware» more  DATE 2009»
14 years 3 months ago
A set-based mapping strategy for flash-memory reliability enhancement
—With wide applicability of flash memory in various application domains, reliability has become a very critical issue. This research is motivated by the needs to resolve the lif...
Yuan-Sheng Chu, Jen-Wei Hsieh, Yuan-Hao Chang, Tei...
DATE
2007
IEEE
138views Hardware» more  DATE 2007»
14 years 3 months ago
An ADC-BiST scheme using sequential code analysis
This paper presents a built-in self-test (BiST) scheme for analog to digital converters (ADC) based on a linear ramp generator and efficient output analysis. The proposed analysi...
Erdem Serkan Erdogan, Sule Ozev
IWMM
2011
Springer
204views Hardware» more  IWMM 2011»
12 years 11 months ago
Multicore garbage collection with local heaps
In a parallel, shared-memory, language with a garbage collected heap, it is desirable for each processor to perform minor garbage collections independently. Although obvious, it i...
Simon Marlow, Simon L. Peyton Jones