Sciweavers

1045 search results - page 69 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
ICCAD
1998
IEEE
90views Hardware» more  ICCAD 1998»
14 years 1 months ago
Technology mapping for domino logic
Domino logic is a popular con guration for implementing high-speed circuits. An algorithm for domino logic mapping, under a parameterized library style, is presented here. Practic...
Min Zhao, Sachin S. Sapatnekar
ICES
1998
Springer
131views Hardware» more  ICES 1998»
14 years 1 months ago
Aspects of Digital Evolution: Geometry and Learning
In this paper we present a new chromosome representation for evolving digital circuits. The representation is based very closely on the chip architecture of the Xilinx 6216 FPGA. W...
Julian F. Miller, Peter Thomson
CAV
2003
Springer
140views Hardware» more  CAV 2003»
14 years 12 days ago
Rabbit: A Tool for BDD-Based Verification of Real-Time Systems
Thispapergivesashort overviewofa model checking tool forreal-time systems. The modeling language are timed automata extended with concepts for modular modeling. The tool provides r...
Dirk Beyer, Claus Lewerentz, Andreas Noack
MICRO
2002
IEEE
119views Hardware» more  MICRO 2002»
13 years 8 months ago
Microarchitectural support for precomputation microthreads
Research has shown that precomputation microthreads can be useful for improving branch prediction and prefetching. However, it is not obvious how to provide the necessary microarc...
Robert S. Chappell, Francis Tseng, Adi Yoaz, Yale ...
DATE
2006
IEEE
119views Hardware» more  DATE 2006»
14 years 13 days ago
Compiler-driven FPGA-area allocation for reconfigurable computing
In this paper, we propose two FPGA-area allocation algorithms based on profiling results for reducing the impact on performance of dynamic reconfiguration overheads. The problem o...
Elena Moscu Panainte, Koen Bertels, Stamatis Vassi...