Sciweavers

1045 search results - page 73 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
JSAC
2011
115views more  JSAC 2011»
13 years 3 months ago
Scalable Cross-Layer Wireless Access Control Using Multi-Carrier Burst Contention
Abstract—The increasing demand for wireless access in vehicular environments (WAVE) supporting a wide range of applications such as traffic safety, surveying, infotainment etc.,...
Bogdan Roman, Ian J. Wassell, Ioannis Chatzigeorgi...
DAMON
2007
Springer
14 years 2 months ago
Parallel buffers for chip multiprocessors
Chip multiprocessors (CMPs) present new opportunities for improving database performance on large queries. Because CMPs often share execution, cache, or bandwidth resources among ...
John Cieslewicz, Kenneth A. Ross, Ioannis Giannaka...
ISCAS
2006
IEEE
70views Hardware» more  ISCAS 2006»
14 years 2 months ago
A portable all-digital pulsewidth control loop for SOC applications
—A cell-based all-digital PWCL is presented in this paper. To improve design effort as well as facilitate systemlevel integration, the new design can be developed in hardware des...
Wei Wang, I-Chyn Wey, Chia-Tsun Wu, An-Yeu Wu
ISQED
2005
IEEE
81views Hardware» more  ISQED 2005»
14 years 2 months ago
An ILP Formulation for Reliability-Oriented High-Level Synthesis
Reliability decisions taken early in system design can bring significant benefits in terms of design quality. This paper presents a 0-1 integer linear programming (ILP) formulatio...
Suleyman Tosun, Ozcan Ozturk, Nazanin Mansouri, Er...
ISQED
2003
IEEE
215views Hardware» more  ISQED 2003»
14 years 2 months ago
Low-Cost and Real-Time Super-Resolution over a Video Encoder IP
This paper addresses a low-cost and real-time solution for the implementation of super-resolution (SR) algorithms over SOC (System-On-Chip) platforms in order to achieve high-qual...
Gustavo Marrero Callicó, Antonio Nú&...