Sciweavers

1001 search results - page 170 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
OSDI
1994
ACM
13 years 12 months ago
A Caching Model of Operating System Kernel Functionality
Operating system research has endeavored to develop micro-kernels that provide modularity, reliability and security improvements over conventional monolithic kernels. However, the...
David R. Cheriton, Kenneth J. Duda
DATE
2006
IEEE
114views Hardware» more  DATE 2006»
14 years 2 months ago
Compositional, efficient caches for a chip multi-processor
In current multi-media systems major parts of the functionality consist of software tasks executed on a set of concurrently operating processors. Those tasks interfere with each o...
Anca Mariana Molnos, Marc J. M. Heijligers, Sorin ...
ISCA
2008
IEEE
185views Hardware» more  ISCA 2008»
13 years 10 months ago
From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware
Dynamic information flow tracking (also known as taint tracking) is an appealing approach to combat various security attacks. However, the performance of applications can severely...
Haibo Chen, Xi Wu, Liwei Yuan, Binyu Zang, Pen-Chu...
PPOPP
2009
ACM
14 years 11 months ago
A compiler-directed data prefetching scheme for chip multiprocessors
Data prefetching has been widely used in the past as a technique for hiding memory access latencies. However, data prefetching in multi-threaded applications running on chip multi...
Dhruva Chakrabarti, Mahmut T. Kandemir, Mustafa Ka...
CHI
2006
ACM
14 years 11 months ago
The paradox of the assisted user: guidance can be counterproductive
This paper investigates the influence of interface styles on problem solving performance. It is often assumed that performance on problem solving tasks improves when users are ass...
Christof van Nimwegen, Daniel D. Burgos, Herre van...