1001 search results - page 50 / 201 » Improving memory hierarchy performance for irregular applica... |
158
Voted
ICPP
1999
IEEE
15 years 10 months ago
1999
IEEE
On-line transaction processing exhibits poor memory behavior in high-end multiprocessor servers because of complex sharing patterns and substantial interaction between the databas...
138
click to vote
ARC
2010
Springer
16 years 29 days ago
2010
Springer
In this paper, we present the Quantitative Usage Analysis of Data (QUAD) tool, a sophisticated memory access tracing tool that provides a comprehensive quantitative analysis of mem...
155
click to vote
MICRO
2009
IEEE
16 years 24 days ago
2009
IEEE
Aggressive prefetching is very beneficial for memory latency tolerance of many applications. However, it faces significant challenges in multi-core systems. Prefetchers of diff...
162
click to vote
ICRA
1995
IEEE
15 years 9 months ago
1995
IEEE
Shape memory alloy (SMA) based actuators have a number of attributes which make them useful for robotic applications. Unfortunately their response is relatively slow, being limite...
168
click to vote
IEEEPACT
1999
IEEE
15 years 10 months ago
1999
IEEE
Image processing applications tend to access their data non-sequentially and reuse that data infrequently. As a result, they tend to perform poorly on conventional memory systems ...