Sciweavers

122 search results - page 19 / 25
» In Situ Design of Register Operations
Sort
View
EDOC
2007
IEEE
14 years 4 months ago
Publishing of Interoperable Services and Processes in UDDI
— This paper presents a requirements analysis and a solution approach to representing workflow processes conforming to the Wf-XML/ASAP standard proposal in a UDDI registry. Wf-X...
Marcus Spies, Harald Schöning, Keith Swenson
IPPS
2007
IEEE
14 years 3 months ago
Pipelining Tradeoffs of Massively Parallel SuperCISC Hardware Functions
Parallel processing using multiple processors is a well-established technique to accelerate many different classes of applications. However, as the density of chips increases, ano...
Colin J. Ihrig, Justin Stander, Alex K. Jones
DATE
2004
IEEE
120views Hardware» more  DATE 2004»
14 years 1 months ago
Evaluation of SystemC Modelling of Reconfigurable Embedded Systems
This paper evaluates the use of pin and cycle accurate SystemC models for embedded system design exploration and early software development. The target system is MicroBlaze Vanill...
Tero Rissa, Adam Donlin, Wayne Luk
MICRO
2000
IEEE
95views Hardware» more  MICRO 2000»
14 years 1 months ago
Very low power pipelines using significance compression
Data, addresses, and instructions are compressed by maintaining only significant bytes with two or three extension bits appended to indicate the significant byte positions. This s...
Ramon Canal, Antonio González, James E. Smi...
DAC
1995
ACM
14 years 1 months ago
A Transformation-Based Approach for Storage Optimization
High-level synthesis (HLS) has been successfully targeted towards the digital signal processing (DSP) domain. Both application-speci c integrated circuits (ASICs) and application-...
Wei-Kai Cheng, Youn-Long Lin